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Abstract— Mobile wireless terminals tend to become
multi-mode wireless communication devices. Furthermore,
these devices become adaptive. Heterogeneous reconfig-
urable hardware provides the flexibility, performance and
efficiency to enable the implementation of these devices. The
implementation of an WCDMA and an OFDM receiver in
the same coarse-grained reconfigurable MONTIUM proces-
sor is discussed.
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I. INTRODUCTION
Future wireless communications systems tend to be-
come multi-mode, multi-functional devices. Adaptivity
becomes ever more important. These systems have to
adapt to changing environmental conditions (e.g. more or
less users in a cell or varying noise figures due to reflec-
tions or user movements) as well as to changing user de-
mands (bandwidth, traffic patterns and QoS). When the
system can adapt – at run-time – to the environment, sig-
nificant savings in computational costs can be obtained [1],
[2]. Furthermore, the hardware architectures have to be
extremely efficient as these are used in battery-operated
terminals and cost effective as they are used in consumer
products.
Heterogeneous reconfigurable hardware offers the nec-
essary flexibility for performing multiple wireless com-
munication standards and can achieve the performance
required by the wireless standards. Furthermore, the
combination of mixed-grained reconfigurable hardware
enables energy-efficient implementations of the wireless
standards. Much work has been done on Software Defined
Radio in the SDR forum context [3]. However this forum
mainly focuses on general-purpose processors and they do
not concentrate on reconfigurable platforms and energy-
efficiency.
In this paper we discuss the implementation of wireless
communication systems in heterogeneous reconfigurable
hardware. The implementation of a flexible RAKE re-
ceiver, used for UMTS communications, and the imple-
mentation of an OFDM receiver, used in HiperLAN/2,
is studied to show the feasibility of implementing multi-
mode communication systems using reconfigurable hard-
ware.
II. RELATED WORK
So far most algorithmic level research on reconfigurabil-
ity in UMTS, as for example in the MuMoR [4] project, has
focussed on multi-mode reconfigurability to enable Soft-
ware Defined Radios (SDRs) supporting multiple commu-
nication standards. The EASY project [5] aims at devel-
oping a power/cost efficient System-on-Chip (SoC) im-
plementation of the HiperLAN/2 standard. In the Adap-
tive Wireless Networking (AWGN) project [6], however, we
use reconfigurability to allow the communication system
to adapt to changing environmental conditions. Therefore
we study how mechanisms and algorithms that are used
in UMTS can be made adaptive to environmental condi-
tions [7] and how these can make use of the flexibility of a
heterogeneous reconfigurable architecture.
Both academy and industry show interest in coarse-
grained reconfigurable architectures. The Pleiades project
at UC Berkeley focuses on an architectural template for
ultra low-power high-performance multimedia comput-
ing [8]. In the Pleiades architecture template a general-
purpose microprocessor is surrounded by a heterogeneous
array of autonomous, special-purpose satellite processors.
The Pleiades SoC design methodology assumes a (very)
specific algorithm domain. Quicksilver’s adaptive com-
puting machine (ACM) technology is intended for low-
power mobile devices [9]. Their key observation is that
algorithms are heterogeneous by nature. The architecture
of the ACM comprises heterogeneous nodes of different
granularities. The extreme processor platform (XPP) of
PACT is based on clusters of coarse-grained processing ar-
ray elements (PAEs) [10]. Actual PAEs are tailored to the
algorithm domain of a particular XPP processor. Silicon
Hive [11] offers coarse-grained reconfigurable block ac-
celerators (e.g. Avispa and Moustique) and stream accel-
erators (e.g. Bresca) for high performance and low power
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applications. The architecture consists of VLIW-like data-
path elements.
III. RECONFIGURABLE HETEROGENEOUS
ARCHITECTURE
Heterogeneous reconfigurable systems might become
the future of mobile hardware. The basic idea behind
the use of heterogeneous reconfigurable hardware is that
one can match the granularity of the DSP algorithms with
the granularity of the hardware. For instance some al-
gorithms perform operations best on bit-level while other
perform best on word-level. Four types of processing el-
ements can be distinguished: general-purpose processor,
fine-grained reconfigurable hardware, coarse-grained re-
configurable hardware and dedicated hardware.
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THE CHAMELEON SOC TEMPLATE.
We propose a System-on-Chip (SoC), which consists
of the above mentioned processing elements (Figure 1).
The different elements are interconnected by a Network-
on-Chip (NoC). Both the SoC and NoC are dynamically
reconfigurable, which means that the programs (running
on the reconfigurable processors) as well as the communi-
cation links between the processing elements are defined
at run-time.
A. The Montium reconfigurable architecture
The MONTIUM is an example of a coarse-grained recon-
figurable processor. The MONTIUM [12], [13] – a descen-
dent of the Field Programmable Function Array – targets
the 16-bit digital signal processing (DSP) algorithm do-
main. A single MONTIUM processing tile is depicted in
Figure 2. At first glance the MONTIUM architecture bears
a resemblance to a VLIW processor. However, the control
structure of the MONTIUM is very different. For (energy-
) efficiency it is imperative to minimize the control over-
head. This can be accomplished by statically scheduling
instructions as much as possible at compile time.
The lower part of Figure 2 shows the Communication
and Configuration Unit (CCU) and the upper part shows
the reconfigurable Tile Processor (TP). The CCU imple-
ments the interface for off-tile communication. The defi-
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THE MONTIUM COARSE-GRAIN RECONFIGURABLE TILE
PROCESSOR.
nition of the off-tile interface depends on the NoC technol-
ogy that is used in the SoC. The CCU enables the MON-
TIUM to run in ’streaming’ as well as in ’block’ mode.
The TP is the computing part that can be configured to
implement a particular algorithm. Figure 2 reveals that the
hardware organization of the tile processor is very regu-
lar. The five identical ALUs (ALU1 · · · ALU5) in a tile
can exploit spatial concurrency to enhance performance.
This parallelism demands a very high memory bandwidth,
which is obtained by having 10 local memories (M01 · · ·
M10) in parallel. The small local memories are also moti-
vated by the locality of reference principle. The data path
has a width of 16-bits and the ALUs support both signed
integer and signed fixed-point arithmetic. The ALU input
registers provide an even more local level of storage. Lo-
cality of reference is one of the guiding principles applied
to obtain energy-efficiency in the MONTIUM. A vertical
segment that contains one ALU together with its associ-
ated input register files, a part of the interconnect and two
local memories is called a Processing Part (PP). The five
Processing Parts together are called the Processing Part Ar-
ray (PPA). A relatively simple sequencer controls the en-
tire PPA. The sequencer selects configurable PPA instruc-
tions that are stored in the decoders of Figure 2.
Each local SRAM is 16-bit wide and has a depth of 512
positions, which adds up to a storage capacity of 8 Kbit
per local memory. A reconfigurable Address Generation
Unit (AGU) accompanies each memory. It is also possible
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to use the memory as a lookup table for complicated func-
tions that cannot be calculated using an ALU, such as sine
or division (with one constant). A memory can be used for
both integer and fixed-point lookups.
Figure 3 shows the ALU that is used in the MONTIUM.
A single ALU has four 16-bit inputs. Each input has a
private input register file that can store up to four operands.
The input register file cannot be bypassed, i.e. an operand
is always read from an input register. Input registers can
be written by various sources via a flexible interconnect.
An ALU has two 16-bit outputs, which are connected to
the interconnect. The ALU is entirely combinational and
consequentially there are no pipeline registers within the
ALU. Neighbouring ALUs can also communicate directly
on level 2. The West-output of an ALU connects to the
East-input of the ALU neighbouring on the left. The East-
West connection does not introduce a delay or pipeline, as
it is not registered.
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THE MONTIUM ALU.
IV. SOFTWARE DEFINED RADIO
Software Defined Radio (SDR) denotes wireless com-
munication systems that are characterized by an analog
front-end followed by a programmable, digital baseband
processing part. In the analog front-end, the radio sig-
nal is received, filtered and amplified. The filtered, am-
plified radio signal is converted to digital samples, which
are the input of the digital baseband processing part. A
programmable, digital baseband processing part enables
reprogramming of the functional modules that have to be
performed, like modulation/demodulation techniques.
A complete hardware based radio system (e.g. an ASIC
solution) has limited utility since parameters for each of
the functional modules are fixed. A radio system built us-
ing SDR technology extends the utility of the system to a
wide range of applications using different link-layer proto-
cols and modulation/demodulation techniques. SDR pro-
vides an efficient and relatively inexpensive solution to the
design of multi-mode, multi-band, multi-functional wire-
less devices that can be enhanced using software upgrades
only.
SDR-enabled devices (i.e. mobile terminals) can be dy-
namically programmed to reconfigure the characteristics
of the device. So, the same hardware can be adapted to
perform different functions at different times.
Another advantage of the SDR template is the fact that
real-adaptive systems can be implemented. Traditional
algorithms in wireless communications are rather static.
The recent emergence of new applications that require so-
phisticated adaptive, dynamical algorithms based on signal
and channel statistics to achieve optimum performance has
drawn renewed attention to run-time reconfigurability [7].
In the AWGN project we investigate the hardware and
software building blocks for adaptive multi-mode commu-
nication systems. In this paper we report the use of hetero-
geneous reconfigurable hardware for implementing multi-
ple wireless standards. We show that a RAKE receiver,
used in Wideband CDMA (W-CDMA) communications,
can be efficiently implemented in MONTIUM tiles. Fur-
thermore, we have reported that multiple MONTIUM tiles
can be used to implement the baseband processing part of
a HiperLAN/2 receiver [14].
V. APPLICATION
A. Wideband CDMA receiver
The Universal Mobile Telecommunications System
(UMTS) standard, defined by ETSI, is an example of
a Third Generation (3G) mobile communication system.
The communication system has an air interface that is
based on Code Division Multiple Access (CDMA). We
will investigate the possibilities of implementing the DSP
functionality of a UMTS receiver in reconfigurable hard-
ware. We only focus on the downlink of the UMTS re-
ceiver at the mobile terminal in the FDD mode, the most
relevant UMTS properties are shown in Table I [15].
TABLE I
DOWNLINK UMTS PROPERTIES.
chip rate 3.84 Mega chips/s
scrambling code length 38400 chips
spreading factor (SF) 4 – 512
output symbol rate 7.5 – 960 kilo symbols/s
modulation QPSK, 16-QAM
Figure 4 shows the baseband processing, performed in
the W-CDMA receiver. Since multi-path fading is a com-
mon phenomenon in wireless communication systems, the
receiver has to combat for the effects of multi-path fad-
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ing. In the UMTS communication system the signals from
the strongest multi-paths are received individually. This
means that the path searcher of the receiver searches for
the strongest received paths and estimates the path-delays.
Whenever the delay of an individual path is known, the
receiver will perform the de-scrambling and de-spreading
operations on the delayed signal. The operations of de-
scrambling and de-spreading are also denoted as a RAKE
finger. In the Maximal Ratio Combiner (MRC) the re-
ceived soft-values of the individual RAKE fingers are
combined and individually weighted to provide optimal
Signal-to-Noise Ratio (SNR). The weighting factors of the
individual RAKE fingers are determined by a channel es-
timator. The RAKE fingers in co-operation with the MRC
are called RAKE receiver.
Pulse
shaping De-mapper
De-scrambling De-spreading
De-scrambling De-spreading
De-scrambling De-spreading
De-scrambling De-spreading
M
a
xim
alR
atio
C
o
m
bining
samples bitssymbols
M
a
xim
alR
atio
C
o
m
bining
M
a
xim
alR
atio
C
o
m
bining
Fig. 4
W-CDMA BASEBAND FUNCTIONS.
B. HiperLAN/2 receiver
HiperLAN/2 is a wireless local area network (WLAN)
access technology and is similar to the IEEE 802.11a
WLAN standard. HiperLAN/2 operates in the 5 GHz fre-
quency band and makes use of orthogonal frequency di-
vision multiplexing (OFDM) to transmit the analogue sig-
nals. The bit rate of HiperLAN/2 at the physical level de-
pends on the modulation type and is either 12, 24, 48 or 72
Mbit/s.
The basic idea of OFDM is to transmit high data rate
information by dividing the data into several parallel bit
streams, and let each one of these bit streams modulate a
separate subcarrier. A HiperLAN/2 channel contains 52
subcarriers and has a channel spacing of 20 MHz. 48 sub-
carriers carry actual data and 4 carry pilots.
The receiver not only performs the inverse of the trans-
mitter, it also has to correct for all the distortions that are
introduced in the wireless channel. Figure 5 depicts a
model of the HiperLAN/2 receiver. In general, the model
can be used for any OFDM-like system. The diffent stan-
dards for OFDM-like systems, e.g. HiperLAN/2, DAB,
DRM, are generally different in the number of carriers
and the transmission bandwidth. Table II summarizes the
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THE BASEBAND FUNCTIONS IN THE HIPERLAN/2
RECEIVER.
OFDM properties for different standards.
TABLE II
PROPERTIES OF THE DIFFERENT OFDM STANDARDS.
Hiper DAB DRM
LAN/2 I II III IV A B
Bandwidth [MHz] 20 1.54 1.54 1.54 1.54 0.012 0.012
# carriers 52 1536 384 192 768 203 181
Symbol time [µs] 4 1,246 312 156 623 26,667 26,667
Frame time [ms] 2 96 24 24 48 400 400
The synchronization of the receiver is performed in two
steps. Firstly, coarse synchronization is performed in or-
der to synchronize the receiver with the frame. During
coarse-synchronization the received signal is correlated
with known preambles, which indicate the start of a frame.
Secondly, the prefix information of an OFDM symbol is
used for fine-synchronization. After fine-synchronization,
the prefix is removed from the OFDM symbol.
Differences between the oscillator frequencies of the
transmitter and the receiver result in frequency offset and
cause inter-subcarrier interference. The HiperLAN/2 re-
ceiver can compensate for frequency offset by multiplying
the data samples of an OFDM symbol with the frequency
offset correction coefficient. The frequency offset correc-
tion coefficient can be determined by using information
from the received preamble sections of the MAC frame.
The inverse OFDM part of the receiver converts the
received signal into received subcarrier values. The re-
ceived sub-carrier values may still suffer from distortions
that need to be corrected before de-mapping them to a bit-
stream.
The equalizer corrects the distortions caused by fre-
quency selective fading. The coefficients for the equalizer
can be determined by using information from the received
preamble sections of the MAC frame. Since the coherence
time of a HiperLAN/2 channel is about 20 ms and a burst
of a MAC frame has a duration of 2 ms, the coefficients
need to be determined only at the start of the MAC frame
[16].
Based on the equalized pilot values, the phase distortion
of the received signal is corrected. The phase correction
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coefficient is determined using pilots.
The received complex-number samples will be trans-
lated into an useful received bitstream. The de-map func-
tion assumes that the most likely symbol that was trans-
mitted, was the symbol that maps to the value closest to
the received value.
VI. IMPLEMENTATION
A. Wideband CDMA receiver
The W-CDMA receiver has been implemented in het-
erogeneous reconfigurable hardware. Since most baseband
processing consists of multiply-accumulate (MAC) opera-
tions, the baseband processing of the receiver was imple-
mented in coarse-grained reconfigurable hardware, in our
case the MONTIUM. The scrambling code in the receiver
will be generated with simple combinatorial logic, con-
sisting of shift-registers and XOR gates. These are typ-
ical operations that can be performed in fine-grained re-
configurable hardware, like an FPGA. We assume that the
control-oriented functionality is performed in the GPP and
provides the right information to the baseband processing
part of the W-CDMA receiver.
In our design the pulse shape filter, which can be imple-
mented as a FIR filter, is implemented in one MONTIUM
tile. The output streams of the pulse shape filter are the in-
put for the RAKE receiver, which is implemented in a sec-
ond MONTIUM tile. Figure 6 shows the functional blocks
in the receiver that are implemented in each MONTIUM
tile.
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THE RAKE RECEIVER IN MONTIUM TILES.
The W-CDMA receiver will run in ’streaming’ mode.
The implemented receiver can process four individual
paths of the received signal. Consequently, the receiver
requires four complex-number data streams for the four
implemented fingers. All implemented fingers require the
same scrambling code. The implemented receiver takes
the complex-number scrambling code stream as an input.
The spreading code is stored in local memory, because the
code is relatively small with a maximum length of 512
samples. Furthermore, the spreading code is assigned to
a particular user in the UMTS communication system and,
therefore, the spreading code will not change frequently.
The received symbols of the individual signal paths – fin-
gers – are combined, while each symbol is scaled with a
complex-number coefficient. These coefficients are pro-
vided by the channel estimator, which is performed on
the GPP. So, the implemented receiver takes the complex-
number coefficient stream as an input. The receiver out-
puts a bit stream with the received data.
Figure 2 shows that the CCU is directly connected to
the global buses inside the MONTIUM. The CCU imple-
ments the interface for off-tile communication and so it
guarantees that during ’streaming’ mode the correct sig-
nals are available for the MONTIUM tile. Figure 7 de-
picts typical signal activity on the global buses inside the
MONTIUM during RAKE processing. The different signal
streams, which are streamed from outside the MONTIUM,
are indicated with characters (’A’ till ’J’) in Figure 7. The
MONTIUM is able to process two RAKE fingers in paral-
lel. The chips of two RAKE fingers can be de-scrambled
and de-spread in two clock cycles. The typical signal ac-
tivity reveals the regular organisation of the implemented
receiver. First one chip of finger 1 and one of finger 2 are
de-scrambled and de-spread, in the next 2 clock cycles one
chip of finger 3 and one of finger 4 are de-scrambled and
de-spread. This typical sequence of signal processing re-
peats till a complete symbol (consisting of SF chips) is de-
scrambled and de-spread. The next 5 clock cycles are used
for combining the results of the 4 fingers and de-mapping
the symbols to a bit stream. So, in total 4× SF + 5 clock
cycles are needed to process one output symbol.
A.1 Configuration
The configuration size of the flexible RAKE receiver in
the MONTIUM is only 858 bytes. One tile can be config-
ured for RAKE receiving in 429 clock cycles. For a con-
figuration clock frequency of 100 MHz this means that a
RAKE receiver with 4 fingers can be configured in 4.29
µs.
In case the spreading code changes, and so the spreading
factor, the new spreading code only has to be loaded in
the local memory of the MONTIUM and a constant in the
MONTIUM configuration has to be changed. Loading a
particular spreading code and reconfiguring the constant
costs SF + 1 clock cycles.
The signal streams for the different fingers are buffered
in local memories inside the MONTIUM. When the delay
of one of the paths changes, then the buffering strategy of
the local memories has to be changed. The buffering strat-
egy of the memories is configured with 24 bytes. These
24 bytes can be reconfigured in 12 clock cycles. Conse-
quently, the RAKE receiver can update its complete path
delay profile in 120 ns, assuming that the configuration
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SIGNAL ACTIVITY INSIDE THE MONTIUM ON THE GLOBAL BUSES (1) · · · (10).
clock frequency is 100 MHz.
The signal activity in Figure 7 shows that the signal pro-
cessing of 4 RAKE fingers is very regular. The idea behind
the modular, regular structure of the 4-RAKE receiver is
that it can be easily adapted to another configuration with
for instance less fingers. Suppose we want to change the
receiver to a 2 finger one, this means that finger 3 and fin-
ger 4 are no longer needed. The CCU will therefore stall
the streaming of stream ’C’ and ’D’ onto global buses 1 till
4 (see Figure 7). So, the de-scrambling and de-spreading
phase of finger 3 and finger 4 (data streams ’C’ and ’D’)
can be bypassed and the number of operations in the com-
bining phase can also be reduced. In total, for reconfigur-
ing the number of fingers from 4 to 2, only 24 bytes have to
be reconfigured in the configuration memory of the MON-
TIUM. Assuming that the clock frequency of the processor
tile during reconfiguration is 100 MHz, the RAKE receiver
can be reconfigured in 120 ns, which corresponds to 12
clock cycles.
A.2 Dynamic Voltage and Frequency Scaling
Voltage and frequency scaling is an important mea-
sure to control the power consumption of embedded sys-
tems. In CMOS design, the power consumption depends
quadratically on the supply voltage and linearly on fre-
quency. The main idea of dynamic voltage and frequency
scaling is that the supply voltage should be kept as low
as possible. Besides, the maximum operating frequency
is tightly coupled to the supply voltage level. This means
that by scaling the clock frequency of hardware, the sup-
ply voltage can be scaled as well, resulting in a quadratic
decrease of the power consumption.
From Figure 7 can be seen that the clock frequency of
the MONTIUM during RAKE processing of 4 fingers is
about 4 times the chip rate. Moreover, when the RAKE
receiver is reconfigured to 2 finger processing, then the
clock frequency of the MONTIUM can be reduced to about
2 times the chip rate.
Using power estimation tooling, we estimated the
dynamic power consumption of a typical multiply-
accumulate operation in the MONTIUM to be about
0.5 mW/MHz, realized in 0.12 µm CMOS technology.
Consequently, the power consumption of the implemented
RAKE receiver will be 5 mW in 2-finger mode and 10 mW
in 4-finger mode.
An efficient ASIC implementation of a W-CDMA
RAKE receiver was described in [17]. The receiver
was implemented in 0.12 CMOS technology. According
to [17], the power dissipation of the ASIC implementation
is about 1.5 mW, regardless whether 2 or 4 RAKE fingers
are implemented. When we compare the power consump-
tion of the ASIC implementation with the MONTIUM im-
plementation, we can conclude that the power consump-
tion of the MONTIUM is about 3 to 7 times larger. As ex-
pected, the ASIC implementation is more energy-efficient
than an implementation in reconfigurable hardware, how-
ever, the ASIC implementation is fixed and the functional-
ity of the ASIC can not be changed.
B. HiperLAN/2 receiver
We have implemented a HiperLAN/2 receiver in the
same heterogeneous reconfigurable hardware. The im-
plementation of the baseband processing part was imple-
mented in a combination of general purpose processor
and coarse-grained reconfigurable hardware. The physi-
cal layer of the HiperLAN/2 receiver [18] has been imple-
mented in three MONTIUM tiles. Figure 8 shows the func-
tional blocks in the receiver that are implemented in each
MONTIUM tile. The synchronization part (prefix-removal)
has still not been implemented. Nevertheless the function,
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which consists of correlation operations, can easily be im-
plemented in the MONTIUM architecture.
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THE HIPERLAN/2 RECEIVER IN MONTIUM TILES.
Irregular tasks, which are outside the algorithm domain
of the MONTIUM, are performed in software (i.e. on a
GPP). The irregular processes in the HiperLAN/2 receiver
are the estimation of frequency offset and computation of
equalization coefficients. These coefficients have to be de-
termined only once per MAC frame, i.e. once per 2 ms.
The frequency offset correction is implemented in one
MONTIUM tile. During correction every complex-number
sample is multiplied with the frequency offset correction
factor. The correction factor is determined with a Lookup
table (LUT) based on the estimated frequency offset. The
frequency offset is estimated in software by the GPP once
per MAC frame. One OFDM symbol, containing 64
complex-number samples, can be corrected in 67 clock cy-
cles.
A Fast Fourier Transform (FFT) on a vector of 64
complex-number time samples can perform the inverse
OFDM function. The 64-FFT can be performed in 204
clock cycles for one OFDM symbol.
The equalizer, phase offset correction and de-mapping
functionality are implemented in one MONTIUM tile in a
pipelined fashion. The coefficients for equalization are de-
termined once every 2 ms in software by the GPP. Dur-
ing equalization, the received carriers are multiplied with
the equalization coefficients. After equalization the pi-
lot values are used to determine the phase offset correc-
tion factor. The phase offset correction factor is deter-
mined in the MONTIUM, since the phase offset can vary
for every OFDM symbol and the correction factor has to
be determined on an OFDM symbol basis (once every 4
µs). Hence, determining the phase offset correction fac-
tor in software (i.e. GPP) would create large communica-
tion overhead between the GPP and the MONTIUM tile.
Phase offset correction invokes also a complex multipli-
cation, like equalization. As a consequence the equalizer
and phase offset corrector use the same functionality of
the MONTIUM. In a pipelined, parallel manner the cor-
rected complex-number samples are translated into a bit-
stream. Hard-decision de-mapping is implemented with
LUT functionality. A parametrizable de-mapper has been
implemented, which can be used for QPSK, 16-QAM and
64-QAM modulated signals by only changing the LUT ta-
ble in the memory of the MONTIUM.
TABLE III
PROPERTIES OF THE HIPERLAN/2 IMPLEMENTATION.
Frequency Equalizer,
offset Inverse Phase offset,
correction OFDM De-mapper
Execution time [cycles] 67 204 110
Communication time [cycles] 128 116 <100
Minimum system clock with
streaming communication [MHz] 17 51 28
Minimum processor clock
with block communication 25 72 37
(@ 100 MHz) [MHz]
Configuration size [bytes] 274 946 576
Configuration time [cycles] 137 473 288
B.1 Configuration
The total configuration sizes of the MONTIUM are small
for the different functions (as seen in Table III). MON-
TIUM tile 2, on which the inverse OFDM is performed,
requires the largest configuration size. The configuration
of tile 2 contains less than 1 Kbyte of data. The configura-
tion data can be written into the configuration memory of
the MONTIUM in about 500 clock cycles, since 2 bytes are
written in one clock cycle. Suppose that the MONTIUM is
running at a clock frequency of 100 MHz, then tile 2 can
be (re-)configured in 4.73 µs. Notice that the maximum
radio turn-around time of the HiperLAN/2 system is 6 µs
[19], so the implemented HiperLAN/2 receiver can be con-
sidered as a real-time dynamically reconfigurable receiver.
B.2 Frequency scaling
All operations in the physical layer are performed on
OFDM symbols. So, one should assure that each 4 µs a
new OFDM symbol can be processed. When a streaming
on-chip network between the processors is assumed, the
communication time is not a bottleneck and one only has
to guarantee that, for example, the data processing for fre-
quency offset correction is performed during 67 clock cy-
cles in 4 µs. Hence, the minimum clock frequency of the
MONTIUM is 17 MHz, when a streaming on-chip network
between the tiles is assumed.
Typically, the clock frequency of the NoC, connecting
the reconfigurable processors, will be fixed and only the
clock frequency of the reconfigurable processor can be var-
ied. When we assume the clock frequency of the NoC to be
fixed at 100 MHz, then the clock frequency of the MON-
TIUM for frequency offset correction has to be at least 25
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MHz (Table III).
VII. CONCLUSIONS
Because heterogeneous reconfigurable systems might
become the future of mobile hardware, we proposed a
heterogeneous System-on-Chip (SoC) containing recon-
figurable processing elements of different grain sizes. The
processing elements in the SoC are dynamically intercon-
nected by a Network-on-Chip (NoC).
The MONTIUM architecture showed to have sufficient
flexibility and processing capabilities for implementing
next generation wireless communication systems. The fea-
sibility of using heterogeneous hardware is demonstrated
by implementing an RAKE receiver and a HiperLAN/2 re-
ceiver.
The flexible RAKE receiver implements the baseband
processing for receiving WCDMA signals. It is flexible
because the number of RAKE fingers can be adjusted in
real-time. In less than 5 µs a MONTIUM can be configured
for RAKE procesing. One MONTIUM only has to be par-
tially reconfigured to change the number of fingers in the
RAKE receiver. Adjusting the number of fingers from 4 to
2 only takes 120 ns; short enough to classify as dynamic
reconfiguration.
The same reconfigurable hardware can be configured as
a HiperLAN/2 receiver. The HiperLAN/2 receiver can be
implemented in three MONTIUM tiles. The performance
requirements of the receiver can be met at fairly low clock
frequencies, with low configuration overhead. The MON-
TIUM tiles can be configured for HiperLAN/2 baseband
processing in less than 5 µs.
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